International Association for Cryptologic Research

International Association
for Cryptologic Research


Paper: Synthesis of Secure FPGA Implementations

Kris Tiri
Ingrid Verbauwhede
Search ePrint
Search Google
Abstract: This paper describes the synthesis of Dynamic Differential Logic to increase the resistance of FPGA implementations against Differential Power Analysis. The synthesis procedure is developed and a detailed description is given of how EDA tools should be used appropriately to implement a secure digital design flow. Compared with an existing technique to implement Dynamic Differential Logic on FPGA, the technique saves a factor 2 in slice utilization. Experimental results also indicate that a secure version of the AES encryption algorithm can now be implemented with a mere 50% increase in time delay and 90% increase in slice utilization when compared with a normal non-secure single ended implementation.
  title={Synthesis of Secure FPGA Implementations},
  booktitle={IACR Eprint archive},
  keywords={implementation / differential power analysis, FPGA, synthese},
  note={ 12476 received 28 Feb 2004},
  author={Kris Tiri and Ingrid Verbauwhede},