International Association for Cryptologic Research

International Association
for Cryptologic Research

CryptoDB

Techniques for random maskin in hardware

Authors:
Jovan Dj. Golic
Download:
URL: http://eprint.iacr.org/2005/026
Search ePrint
Search Google
Abstract: A new technique for Boolean random masking of the logic AND operation in terms of NAND logic gates is presented and its potential for masking arbitrary cryptographic functions is pointed out. The new technique is much more efficient than a previously known technique, recently applied to AES. It is also applied for masking the integer addition. In addition, new techniques for the conversions from Boolean to arithmetic random masking and vice versa are developed. They are hardware oriented and do not require additional random bits. Unlike the previous, software-oriented techniques showing a substantial difference in the complexity of the two conversions, they have a comparable complexity being about the same as that of one integer addition only. All the techniques proposed are in theory secure against the first-order differential power analysis on the logic gate level. They can be applied in hardware implementations of various cryptographic functions, including AES, (keyed) SHA-1, IDEA, and RC6.
BibTeX
@misc{eprint-2005-12365,
  title={Techniques for random maskin in hardware},
  booktitle={IACR Eprint archive},
  keywords={implementation / power analysis, random masking, logic circuits},
  url={http://eprint.iacr.org/2005/026},
  note={ golic@inwind.it 12816 received 2 Feb 2005},
  author={Jovan Dj. Golic},
  year=2005
}