# POST-QUANTUM CRYPTO: THE EMBEDDED CHALLENGE

Joppe Bos JANUARY 2021



PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2021 NXP B.V.



POST-QUANTUM CRYPTO <u>STANDARDS</u> ARE COMING IT DOESN'T MATTER IF YOU BELIEVE IN QUANTUM COMPUTERS OR NOT

**IBM**Q

#### POST-QUANTUM CRYPTO IS ON THE HORIZON



What is the impact on the billions of embedded devices?





#### EMBEDDED USE CASES

### **Digital signatures**

Secure boot Industrial & IoT. Firmware integrity for IoT devices Over-the-air updates

<u>Automotive.</u> Firmware authentication, smart car access

# Key-Exchange

Secure element communication Industrial & IoT. Communication within IoT devices

Trust provisioning Industrial & IoT. Communication by IoT devices



#### CLASSIC VS LATTICES IN PRACTICE (1/2)



- KEM finalists example
- Numbers from pqm4 library on Cortex-M4 [A]
- X25519 numbers from [B]

#### Note: Cortex-M4 is high-end for many embedded applications

- [A] Kannwischer, Rijneveld, Schwabe, Stoffelen. pqm4: Testing and Benchmarking NIST PQC on ARM Cortex-M4. PQC standardization Conference, 2019.
- [B] Fujii, Aranha: Curve25519 for the Cortex-M4 and beyond. LatinCrypt 2017.



#### CLASSIC VS LATTICES IN PRACTICE (2/2)



- Cortex-M4 is high-end for many embedded applications
- This ignores RAM / flash memory for key material
- Typical max. stack requirements:
  1k, 2k, 4k bytes → serious challenge

#### **REUSING EXISTING COPROCESSORS (1/3)**



Approach	Core	Structure	Size	
RSA	Modular multiplication	$(\mathbb{Z}/n\mathbb{Z})^*$	<i>n</i> is 3072-bit	
ECC	Elliptic curve scalar multiplication	$\mathbb{E}(\mathbb{F}_p)$	p is 256-bit	
Lattice	Polynomial multiplication	$(\mathbb{Z}/q\mathbb{Z})[X]/(X^n+1)$	<i>q</i> is 16-bit <i>n</i> is 256	
[A] Albrecht, Hanser, Hoeller, Pöppelmann, Virdia, Wallner: Implementing RLWE-based schemes using an RSA co-processor. TCHES 2019				

Lattice cryptography uses 16-bit coefficients, how to use our bignum coprocessors?

"Basic" idea [A] for 128-bit coprocessors

Pack multiple 16-bit coefficients in large 128-bit register

Ensure sufficient "space" is reserved to avoid overflow

#### **REUSING EXISTING COPROCESSORS (2/3)**



# Grundzüge einer arithmetischen Theorie der algebraischen Grössen.

(Von L. Kronecker.)

(Abdruck einer Festschrift zu Herrn E. E. Kummers Doctor-Jubiläum, 10. September 1881.)

[A] Albrecht, Hanser, Hoeller, Pöppelmann, Virdia, Wallner: Implementing RLWE-based schemes using an RSA co-processor. TCHES 2019

Lattice cryptography uses 16-bit coefficients, how to use our bignum coprocessors?

"Basic" idea [A] for 128-bit coprocessors

Pack multiple 16-bit coefficients in large 128-bit register

Ensure sufficient "space" is reserved to avoid overflow

#### **REUSING EXISTING COPROCESSORS (3/3)**



Lattice	Polynomial multiplication	$(\mathbb{Z}/q\mathbb{Z})[X]/(X^n+1)$	q is 16-bit n is 256
Can we	do better?		
Can we Combine S	do better? Schönhage-Strassen v	with Kronecker in a smart w	ay

\*Harvey. Faster polynomial multiplication via multipoint Kronecker substitution. J. Sym. Comp. 2009. New: Bos, Renes and Vredendaal: Polynomial Multiplication with Contemporary Co-Processors: Beyond Kronecker, Schönhage-Strassen & Nussbaumer. Cryptology ePrint Archive, Report 2020/1303, IACR, 2020.

Kronecker	1 x 8192-bit multiplication	4096 x 128-bit multiplications
Harvey*	2 x 4096-bit multiplication	2048 x 128-bit multiplications
Harvey* / New	4 x 2048-bit multiplication	1024 x 128-bit multiplications
New	8 x 1024-bit multiplication	512 x 128-bit multiplications
New	16 x 512-bit multiplication	256 x 128-bit multiplications



#### CONCLUSIONS

Post-quantum crypto support is already being requested
 → Irrelevant if the quantum threat is real or not

**Short** term (now) Stateful-hash signature schemes

**Long** term (2022/2024) NIST standards  $\rightarrow$  KEM, digital signatures Possibly multiple winners per category

We didn't even talk about hardened implementations

# Interesting times ahead.







# SECURE CONNECTIONS FOR A SMARTER WORLD

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2021 NXP B.V.