## **Tri-State Circuits** A Circuit Model that Captures RAM

### David Heath Vlad Kolesnikov Rafi Ostrovsky

# UUCLA



#### **Boolean Circuits**

Convenient for cryptographic protocols and complexity theory

2



#### **Boolean Circuits**

Convenient for cryptographic protocols and complexity theory



#### **Random Access Machines**

#### Convenient for algorithms and applications







#### efficient emulation would be convenient





#### We do not have efficient (*i.e. quasilinear*) Boolean circuits that emulate RAM



#### We do not have efficient (*i.e. quasilinear*) Boolean circuits that emulate RAM

# Key challenge: how can we emulate memory access?

## Tri-State Circuits

# Tri-state circuits can efficiently emulate RAM

### (i.e. with quasilinear overhead)



#### **Our Application: Yao's Garbled Circuit**



#### **Our Application: Yao's Garbled Circuit**



## Enables constant round MPC protocols



#### Garbled RAM



#### // functionality.c

int main (int argc, char\*\* argv) {



#### Garbled RAM



#### // functionality.c



#### How to Garble RAM Programs\*

Steve Lu<sup>†</sup> Rafail Ostrovsky<sup>‡</sup>

Garbled	RAM	Revisited			
Part I					

Craig Gentry<sup>\*</sup>

Shai Halevi<sup>\*</sup> Mariana Raykova<sup>†</sup>

February 5, 2014

#### Garbled RAM From One-Way Functions

Rafail Ostrovsky<sup>‡</sup>

Alessandra Scafuro§

Daniel Wichs<sup>‡</sup>

#### Practical Garbled RAM GRAM with $O(\log^2 n)$ Overhead

David Heath<sup>1</sup>, Vladimir Kolesnikov<sup>2</sup>, and Rafail Ostrovsky<sup>3</sup>

Andrew Park

#### NanoGRAM: Garbled RAM with $\widetilde{O}(\log N)$ Overhead

Wei-Kai Lin Elaine Shi<sup>\*</sup>

Carnegie Mellon University

#### Abstract

We propose a new garbled RAM construction called NanoGRAM, which achieves an amortized cost of  $O(\lambda \cdot (W \log N + \log^3 N))$  bits per memory access, where  $\lambda$  is the security parameter, W is the block size, and N is the total number of blocks, and  $\tilde{O}(\cdot)$  hides poly log log factors. For sufficiently large blocks where  $W = \Omega(\log^2 N)$ , our scheme achieves  $\tilde{O}(\lambda \cdot W \log N)$  cost per memory access, where the dependence on N is optimal (barring polylog log factors), in terms of the evaluator's runtime. Our asymptotical performance matches even the interactive stateof-the-art (modulo polylog log factors), that is, running Circuit ORAM atop garbled circuit, and yet we remove the logarithmic number of interactions necessary in this baseline. Furthermore, we achieve asymptotical improvement over the recent work of Heath et al. Our scheme adopts the same assumptions as the mainstream literature on practical garbled circuits, i.e., circular correlation-robust hashes or a random oracle. We evaluate the concrete performance of NanoGRAM and compare it with a couple baselines that are asymptotically less efficient. We show that NanoGRAM starts to outperform the naïve linear-scan garbled RAM at a memory size of  $N = 2^9$  and starts to outperform the recent construction of Heath et al. at  $N = 2^{13}$ .

Finally, as a by product, we also show the existence of a garbled RAM scheme assuming only

#### **Garbled RAM constructions** were monolithic

#### Incorporate gate garbling, algorithms, Oblivious RAM

#### **Difficult to Improve**

















## Basic encrypted truth tables are sufficient (See our paper for details)



#### **GRAM Improvements**

	Model	Primitive	Size of Garbled Program (bits)
[PLS22] basic	Semi-honest	Random Oracle (CCRH)	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda)$
[PLS22] standard assumptions	Semi-honest	One Way Functions	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda^2)$
[PLS22] with cut & choose	Malicious	Random Oracle (CCRH)	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda \cdot \sigma)$

T - runtime of the RAM program, size of memory is O(T)

- $\lambda$  computational security parameter
- $\sigma$  statistical security parameter

All protocols are in OT hybrid model



#### **GRAM Improvements**

	Model	Primitive	Size of Garbled Program (bits)
[PLS22] basic	Semi-honest	Random Oracle (CCRH)	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda)$
[PLS22] standard assumptions	Semi-honest	One Way Functions	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda^2)$
[PLS22] with cut & choose	Malicious	Random Oracle (CCRH)	$O(T \cdot \log^3 T \cdot \log^2 \log T \cdot \lambda \cdot \sigma)$
Ours	Semi-honest	One Way Functions	$O(T \cdot \log^3 T \cdot \log \log T \cdot \lambda)$
Ours	Malicious	Random Oracle	$O(T \cdot \log^3 T \cdot \log \log T \cdot \lambda)$

T - runtime of the RAM program, size of memory is O(T)

- $\lambda$  computational security parameter
- $\sigma$  statistical security parameter

All protocols are in OT hybrid model



## **Tri-State Circuits**

#### What is a tri-state circuit?







### Buffer



data



## Buffer







### Buffer





## 0 data<sub>0</sub>

## Join





26

## Join



27

## Join









#### **Definition**. A tri-state circuit is a circuit composed from buffers, joins, and XORs. Tri-state circuits allow cycles in their circuit graph.







#### Order of gate execution depends on the input



Primitive form of control flow

Enough control to efficiently implement random access memory

![](_page_29_Picture_4.jpeg)

## How to emulate RAM with TSCs

![](_page_31_Figure_0.jpeg)

![](_page_31_Figure_1.jpeg)

### MUX

![](_page_32_Figure_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_33_Figure_0.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_34_Figure_0.jpeg)

![](_page_34_Figure_1.jpeg)

![](_page_35_Figure_0.jpeg)

![](_page_35_Figure_1.jpeg)

![](_page_36_Figure_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_36_Picture_2.jpeg)

![](_page_37_Figure_0.jpeg)

![](_page_37_Figure_2.jpeg)

![](_page_38_Figure_1.jpeg)

## **Reordering Components**

![](_page_38_Figure_3.jpeg)

![](_page_39_Figure_1.jpeg)

## **Reordering Components**

![](_page_39_Figure_3.jpeg)

![](_page_40_Figure_1.jpeg)

## **Reordering Components**

![](_page_40_Figure_3.jpeg)

![](_page_41_Picture_0.jpeg)

![](_page_41_Picture_2.jpeg)

![](_page_41_Picture_4.jpeg)

## Quasilinear Size!

![](_page_42_Picture_1.jpeg)

![](_page_42_Picture_3.jpeg)

## See our paper for

### Semi-honest garbling of TSCs

### Malicious garbling of TSCs

#### **Oblivious TSC definition**

#### Full RAM construction

## Contributions

#### Tri-State circuits (TSCs): adds lightweight "control flow" to Boolean circuits

#### A quasilinear TSC that emulates RAM

#### State of the art improvements to GRAM