# Fast and Clean: • Auditable high-performance assembly via constraint solving

Amin Abdulrahman, Hanno Becker, Matthias J. Kannwischer, Fabien Klein https://github.com/slothy-optimizer/slothy

6 September 2024, Conference on Cryptographic Hardware and Embedded Systems, Halifax, Canada

Chelpis **QSMC** 

Good cryptographic engineering is **HARD**

Balancing act between ...

• Simplicity



```
void ntt(int16_t r[256]) {
 unsigned int len, start, j, k;
 int16 t t, zeta;
```

```
k = 1:
for(len = 128; len >= 2; len >>= 1) {
  for(start = 0: start < 256: start = i + len) {
   zeta = zetas[k++]:for(j = start; j < start + len; j++) {
      t = \text{fgmul}(zeta, r[i + len]);r[i + len] = r[i] - t;r[i] = r[i] + t;
```


Good cryptographic engineering is **HARD**

Balancing act between ...

- Simplicity
- Security







Good cryptographic engineering is **HARD**

Balancing act between ...

- Simplicity
- Security
- Performance







6 September 2024 Abdulrahman, Becker, Kannwischer, Klein 1999 auch 1999 auch 1999 **Chelpis GSMC** 1/21



man a





### Motivation: What is SLOTHY?

Goal: Write *µ*arch-independent code + automate *µ*arch-specific changes



# Motivation: Kyber NTT





#### **Contributions**

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- 
- -
- 



#### **Contributions**

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- Architecture models: MVE and Neon (partial)
- *µ*Architecture models: Cortex-M55, Cortex-M85, Cortex-A55, Cortex-A72
	- By now: Arm Neoverse N1 and Apple M1
- 



#### **Contributions**

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- Architecture models: MVE and Neon (partial)
- *µ*Architecture models: Cortex-M55, Cortex-M85, Cortex-A55, Cortex-A72
	- By now: Arm Neoverse N1 and Apple M1
- Application to: complex FFT, ML-KEM NTT, ML-DSA NTT, X25519 scalar multiplication =*⇒* Performance on par or faster than state of the art



#### SLOTHY advantages

- Similar or better results
- Support multiple *µ*archs
- 
- 
- 
- 
- 



#### SLOTHY advantages

- Similar or better results
- Support multiple *µ*archs
- Less time-intensive development
- Algorithm-level experiments easier
- 
- 
- 



#### SLOTHY advantages

- Similar or better results
- Support multiple *µ*archs
- Less time-intensive development
- Algorithm-level experiments easier
- Input to SLOTHY is executable =*⇒* eases testing + do not need to learn DSL
- Software pipelining (see later) allows much more compact code
- Eases maintenance, audit, and formal verification



#### In-order CPUs vs. out-of-order CPUs

- On in-order cores (e.g., A55 or M55) scheduling is vital for best performance
- Good scheduling essential on some OOO cores too (e.g., Cortex-A72)



## Scheduling as constraint solving problem

#### Input Assembly



#### Computational Flow Graph





### Scheduling as constraint solving problem: Correctness

#### Computational Flow Graph Correctness



- Program position: Integer variables *for each instruction* I1.pos, I2.pos, I3.pos
- 
- -



### Scheduling as constraint solving problem: Correctness

#### Computational Flow Graph Correctness



- Program position: Integer variables *for each instruction* I1.pos, I2.pos, I3.pos
- All program positions mutually distinct
- 



### Scheduling as constraint solving problem: Correctness

#### Computational Flow Graph Correctness



- Program position: Integer variables *for each instruction* I1.pos, I2.pos, I3.pos
- All program positions mutually distinct
- Consumer after producer constraint *for each edge in the CFG*

 $I3.pos > I1.pos$ 

 $I3.pos > I2.pos$ 



#### Scheduling as constraint solving problem: Register allocation

- Boolean variables (Register is output of instruction) I1.V0, …, I1.V31 I2.V0, …, I2.V31 I3 need to use same output register as I1 (input/output)
- Register allocation constraint Exactly one of I.V0, …, I.V31 is true
- 
- 



### Scheduling as constraint solving problem: Register allocation

- Boolean variables (Register is output of instruction) I1.V0, …, I1.V31 I2.V0, …, I2.V31 I3 need to use same output register as I1 (input/output)
- Register allocation constraint Exactly one of I.V0, …, I.V31 is true
- Register usage interval (conditioned on boolean variable) [I1.pos, I3.pos] [I2.pos, I3.pos]
- Lifetime constraint

For each register: Active usage intervals cannot overlap



### Scheduling as constraint solving problem: Latencies





• *µ*arch constraints I3.pos > I1.pos + 3 I3.pos > I2.pos + 3



#### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model multi-issue CPUs and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- 
- 
- 



#### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model multi-issue CPUs and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- Model execution units and instruction throughput (essential for e.g. Cortex-M55 and Cortex-M85)
- Forwarding paths
- 



### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model multi-issue CPUs and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- Model execution units and instruction throughput (essential for e.g. Cortex-M55 and Cortex-M85)
- Forwarding paths
- Support dependencies through memory (e.g. stack spills)



## Software Pipelining a.k.a. periodic loop-interleaving





### Software Pipelining a.k.a. periodic loop-interleaving





#### SLOTHY: Self-check

SLOTHY performs a simple automatic self-check after optimization

- Transform both input and output code into a data-flow graph
- Check that DFGs are isomorphic
- This is easy given the re-ordering permutation



#### SLOTHY: Self-check

SLOTHY performs a simple automatic self-check after optimization

- Transform both input and output code into a data-flow graph
- Check that DFGs are isomorphic
- This is easy given the re-ordering permutation
- =*⇒* This is not formal verification, but it is very useful!



# Selected results: NTTs on Cortex-M55 and Cortex-M85



• Comparing to https://eprint.iacr.org/2021/998

- Comparable speed to handwritten MVE assembly (only available for ML-DSA)
- 7*×* smaller code size due to software pipelining

# Selected results: NTTs on Cortex-A55 and Cortex-A72



• Comparing to https://eprint.iacr.org/2021/986

- More compact code than state-of-the-art
- Faster code on out-of-order Cortex-A72
- Faster code on in-order Cortex-A55

# Selected results: X25519



- Comparing to hybrid scalar/vector implementation from https://github.com/Emill/X25519-AArch64
- Faster on original target platform (Cortex-A53/Raspberry Pi3)
- Faster on Cortex-A55
- Much cleaner code =*⇒* No manual interleaving of scalar and vector code needed

- SLOTHY can help you to write faster assembly with less work • Try it today: https://github.com/slothy-optimizer/slothy
- -
	-
- -
	-
	-
- -
	-

- SLOTHY can help you to write faster assembly with less work • Try it today: https://github.com/slothy-optimizer/slothy
- We support various *µ*archs already
	- Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
	- Arm M-profile: Cortex-M55, Cortex-M85
- -
	-
	-
- -
	-

- SLOTHY can help you to write faster assembly with less work
	- Try it today: https://github.com/slothy-optimizer/slothy
- We support various *µ*archs already
	- Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
	- Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
	- ML-KEM + ML-DSA NTTs
	- Complex FFTs
	- X25519
- -
	-

- SLOTHY can help you to write faster assembly with less work
	- Try it today: https://github.com/slothy-optimizer/slothy
- We support various *µ*archs already
	- Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
	- Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
	- ML-KEM + ML-DSA NTTs
	- Complex FFTs
	- X25519
- We use SLOTHY for our own projects
	- More crypto coming soon
	- We will keep adding needed features







- Integrated into s2n-bignum (used by AWS-LC)
- Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication *>* 3*×* faster than OpenSSL)
- Formal verification is made easier by using SLOTHY
	- 1. Prove SLOTHY input correct
	- 2. Prove optimized code is still correct
- More formally-verified ECC
	- P256, P384, P521 =*⇒* Integrated into s2n-bignum (used by AWS-LC)
	- FV in two steps: Prove input correct + automated equivalence check in HOL Light
- 



- Integrated into s2n-bignum (used by AWS-LC)
- Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication *>* 3*×* faster than OpenSSL)
- Formal verification is made easier by using SLOTHY
	- 1. Prove SLOTHY input correct
	- 2. Prove optimized code is still correct
- More formally-verified ECC
	- P256, P384, P521 =*⇒* Integrated into s2n-bignum (used by AWS-LC)
	- FV in two steps: Prove input correct + automated equivalence check in HOL Light
- RSA
	- Blogpost: Formal verification makes RSA faster and faster to deploy https://www.amazon.science/blog/

formal-verification-makes-rsa-faster-and-faster-to-deploy

### Ongoing work

#### • Keccak for AArch64

- Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
- SLOTHY can automate the majority of this work
- Very useful for FIPS203, FIPS204, and FIPS205, too

- 
- 
- 
- -
	-
	-

## Ongoing work

#### • Keccak for AArch64

- Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
- SLOTHY can automate the majority of this work
- Very useful for FIPS203, FIPS204, and FIPS205, too

• Arm Cortex-M7

- Dual-issue CPU implementing Armv7E-M
- Existing Cortex-M4 code performs very poorly
- We are looking at Keccak and ML-KEM + ML-DSA NTTs
- -
	-
	-

### Ongoing work

#### • Keccak for AArch64

- Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
- SLOTHY can automate the majority of this work
- Very useful for FIPS203, FIPS204, and FIPS205, too

• Arm Cortex-M7

- Dual-issue CPU implementing Armv7E-M
- Existing Cortex-M4 code performs very poorly
- We are looking at Keccak and ML-KEM + ML-DSA NTTs
- Register spilling
	- Symbolic registers =*⇒* SLOTHY will find a register allocation
	- Before: Fixed instruction =*⇒* If there are not enough registers, SLOTHY will fail
	- Recently added support for rudimentary register spilling

#### Future work

SLOTHY could automate the application of constraints avoiding pipeline leakage. =*⇒* Promising future direction for research

> **Proposition 5** (Leakage-Free Vertical). The live intervals of any two sensitive live mappings must not overlap in order to ensure that only one secret value is in the register file at a time.

(PoMMES: Prevention of Micro-architectural Leakages in Masked Embedded Software – CHES 2024)



Thank you very much for your attention! matthias@chelpis.com

https://github.com/slothy-optimizer/slothy https://eprint.iacr.org/2022/1303

## Results: Complex FFTs



- MVE intrinics and assembly of fixed- and floating-point FFTs from Arm EndpointAI
- SLOTHY finds stall-free scheduling =*⇒* 3 10% fewer cycles
- M55: 7 early instructions; M85: 1 early instruction
- Sent the optimized code to Arm =*⇒* Now merged into EndpointAI