# Fast and Clean: Auditable high-performance assembly via constraint solving

Amin Abdulrahman, Hanno Becker, <u>Matthias J. Kannwischer</u>, Fabien Klein https://github.com/slothy-optimizer/slothy

6 September 2024, Conference on Cryptographic Hardware and Embedded Systems, Halifax, Canada



Good cryptographic engineering is HARD

Balancing act between ...

Simplicity



```
void ntt(int16_t r[256]) {
    unsigned int len, start, j, k;
    int16_t t, zeta;
```

```
k = 1;
for(len = 128; len >= 2; len >>= 1) {
  for(start = 0; start < 256; start = j + len) {
    zeta = zetas[k++];
    for(j = start; j < start + len; j++) {
        t = fqmul(zeta, r[j + len]);
        r[j + len] = r[j] - t;
        r[j] = r[j] + t;
    }
}
```



Good cryptographic engineering is **HARD** 

Balancing act between ...

- Simplicity
- Security



<pre>for(j=0;j&lt;8;j++) {</pre>		
<pre>mask = -(int16_t)((msg[i] &gt;&gt; j)&amp;1); r_ccoeffs[Suiti] = mask &amp; ((KYBED 0+1)/2);</pre>		
r->coeffs[8*i+j] = 0;		
cmov_int16(r->coeffs+8*i+j, ((KYBER_Q+1)/2), (msg[i] >>	>> j)&1);	
}		



Good cryptographic engineering is **HARD** 

Balancing act between ...

- Simplicity
- Security
- Performance

$\sim$		
It's faster in ASM anyways!	.macro mulmodq dst, vqrdmulhq vmulq vmlsq .endm	src, const, idx0, idx1 t2, \src, \const, \idx1 \dst, \src, \const, \idx0 \dst, t2, consts, 0



#### Good cryptographic engineering is HARD

Balancing act between ...

- Simplicity
- Security
- Performance
- More performance



	sqrdmulh v27.4S, v14.4S, v1.S[1]	
<u>RD</u>	mls v20.4S, v20.4S v20.4S mul v23.4S, add v11.4S, v14.4S, v23.4S sub v23.4S, v14.4S, v23.4S mls v23.4S, add v14.4S, v17.4S, v18.4S	
sqrdmulh v sub v21.4S add v28.4S cmge v14.43 mul v24.4S sub v16.43 sub v16.4S sub v15.4S sqrdmulh v3	sub v28.4S,         sub v18.4S, v17.4S, v18.4S           add v13.4S,         sub v17.4S, v21.4S, v22.4S           add v13.4S,         mul v22.4S, v18.4S, v0.5[0]           sgrdmulh v27         sgrdmulh v21.4S, v18.4S, v0.5[1]           add v14.4S,         mul v22.4S, v18.4S, v0.5[1]           add v15.4S,         sgrdmulh v17.4S, v19.4S, v0.5[1]           sub v19.4S,         sgrdmulh v23.4S, v0.5[1]           sub v19.4S,         sgrdmulh v23.4S, v23.4S, v0.5[1]           sgrdmulh v12.4S, v24.4S, v23.4S, v0.5[1]         mul v19.4S, v23.4S, v23.4S, v0.5[1]           sgrdmulh v16         sgrdmulh v23.4S, v23.4S, v0.5[1]           sgrdmulh v16         sgrdmulh v23.4S, v23.4S, v0.5[1]           sgrdmulh v16         sgrdmulh v23.4S, v23.4S, v1.5[0]           sgrdmulh v16         sgrdmulh v23.4S, v23.4S, v1.5[1]	
mls v8.45, sub v14.45 mls v11.45 cmge v20.45	V21.45, V0. v14.45, v29.4 v10.45, v18.45 v20.45, v29.45 v20.45, v29.45 v9.45, v30.45	

6 September 2024 Abdulrahman, Becker, <u>Kannwischer</u>, Klein



	sqrdmulh v27.4S, v14.4S, v1.5[1] mls v20.4S, v23.4S, v20.4S
Good cryptographic engineering is HARD	mul v23.4S, mul v23.4S, mls v23.4S, v23.4S, v14.4S, v23.4S
Balancing act between Simplicity Security Performance More performance Effort More performance oof, I've been working on this for 3 months already another µarch? No problem, just give me another monthi	mis v19.45,         mis v19.45,
childe A	20.45, 05.45, 050.45



6 September 2024 Abdulrahman, Becker, Kannwischer, Klein

#### Motivation: What is SLOTHY?

**Goal**: Write  $\mu$ arch-independent code + automate  $\mu$ arch-specific changes



Chelpis **QSMC** 

#### Motivation: Kyber NTT

```
1 .macro mulmodg dst. src. const. idx0. idx1
    sqrdmulh tmp2.8h, \src.8h, \const.h[\idx1]
    mul \dst.8h, \src.8h, \const.h[\idx0]
    mla \dst.8h, tmp2.8h, consts.h[0]
4
5 .endm
6 .macro ct_butterfly a, b, root, idx0, idx1
   mulmodq tmp, \b, \root, \idx0, \idx1
8
  sub \b.8h, \a.8h, tmp.8h
9 add \a.8h. \a.8h. tmp.8h
10 .endm
12 ct_butterfly data0, data8, root0, 0, 1
13 ct butterfly data1, data9, root0, 0, 1
14 ct_butterfly data2, data10, root0, 0, 1
15 ct_butterfly data3, data11, root0, 0, 1
16 ct butterfly data4, data12, root0, 0, 1
17 ct butterfly data5, data13, root0, 0, 1
18 ct butterfly data6, data14, root0, 0, 1
19 ct_butterfly data7, data15, root0, 0, 1
```

		cycles	
	Cortex-A72		
[BHK+22]	handwritten	1200	
Ours	clean	1307	
Ours	SLOTHY	932	
	Cortex-A55		
[BHK+22]	handwritten	1245	
Ours	clean	1914	
Ours	SLOTHY	891	

3/21

#### Contributions

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- Architecture models: MVE and Neon (partial)
- μArchitecture models: Cortex-M55, Cortex-M85, Cortex-A55, Cortex-A72
  - By now: Arm Neoverse N1 and Apple M1
- $\cdot$  Application to: complex FFT, ML-KEM NTT, ML-DSA NTT, X25519 scalar multiplication  $\Rightarrow$  Performance on par or faster than state of the art



#### Contributions

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- Architecture models: MVE and Neon (partial)
- +  $\mu$ Architecture models: Cortex-M55, Cortex-M85, Cortex-A55, Cortex-A72
  - By now: Arm Neoverse N1 and Apple M1
- $\cdot$  Application to: complex FFT, ML-KEM NTT, ML-DSA NTT, X25519 scalar multiplication  $\Rightarrow$  Performance on par or faster than state of the art



#### Contributions

- SLOTHY: Register allocation, instruction scheduling, and software pipelining as a constraint satisfaction problem
- Implementation of SLOTHY using CP-SAT from Google's OR-Tools
- Architecture models: MVE and Neon (partial)
- μArchitecture models: Cortex-M55, Cortex-M85, Cortex-A55, Cortex-A72
  - By now: Arm Neoverse N1 and Apple M1
- Application to: complex FFT, ML-KEM NTT, ML-DSA NTT, X25519 scalar multiplication  $\implies$  Performance on par or faster than state of the art



#### SLOTHY advantages

- Similar or better results
- $\cdot$  Support multiple  $\mu$ archs
- Less time-intensive development
- Algorithm-level experiments easier
- $\cdot$  Input to SLOTHY is executable  $\Longrightarrow$  eases testing + do not need to learn DSL
- Software pipelining (see later) allows much more compact code
- Eases maintenance, audit, and formal verification



#### SLOTHY advantages

- Similar or better results
- Support multiple  $\mu$ archs
- Less time-intensive development
- · Algorithm-level experiments easier
- $\cdot$  Input to SLOTHY is executable  $\Longrightarrow$  eases testing + do not need to learn DSL
- Software pipelining (see later) allows much more compact code
- Eases maintenance, audit, and formal verification



#### **SLOTHY** advantages

- Similar or better results
- Support multiple  $\mu$ archs
- Less time-intensive development
- Algorithm-level experiments easier
- Input to SLOTHY is executable  $\implies$  eases testing + do not need to learn DSL
- Software pipelining (see later) allows much more compact code
- · Eases maintenance, audit, and formal verification



#### In-order CPUs vs. out-of-order CPUs

- On in-order cores (e.g., A55 or M55) scheduling is vital for best performance
- Good scheduling essential on some OOO cores too (e.g., Cortex-A72)



### Scheduling as constraint solving problem

#### Input Assembly

1	// in: s:	rc, m	odulus	з,
2	// c	onst,	const	t_twisted
3	mul	dst,	src,	const
4	sqrdmulh	tmp,	src,	const_twisted
5	mls	dst,	tmp,	modulus
6	// out: 0	dst		

#### Computational Flow Graph





### Scheduling as constraint solving problem: Correctness

#### **Computational Flow Graph**



#### Correctness

- Program position: Integer variables for each instruction
  - I1.pos, I2.pos, I3.pos
- All program positions mutually distinct
- Consumer after producer constraint for each edge in the CFG
   I3.pos > I1.pos
   I3.pos > I2.pos



### Scheduling as constraint solving problem: Correctness

#### **Computational Flow Graph**



#### Correctness

- Program position: Integer variables for each instruction
  - I1.pos, I2.pos, I3.pos
- All program positions mutually distinct
- Consumer after producer constraint for each edge in the CFG
   I3.pos > I1.pos
   I3.pos > I2.pos



### Scheduling as constraint solving problem: Correctness

#### **Computational Flow Graph**



#### Correctness

- Program position: Integer variables for each instruction
  - I1.pos, I2.pos, I3.pos
- All program positions mutually distinct
- Consumer after producer constraint for each edge in the CFG
   I3.pos > I1.pos
  - I3.pos > I2.pos



### Scheduling as constraint solving problem: Register allocation

- Boolean variables (Register is output of instruction)
   I1.V0, ..., I1.V31 I2.V0, ..., I2.V31
   I3 need to use same output register as I1 (input/output)
- Register allocation constraint Exactly one of I.V0, ..., I.V31 is true
- Register usage interval (conditioned on boolean variable [I1.pos, I3.pos] [I2.pos, I3.pos]
- · Lifetime constraint

For each register: Active usage intervals cannot overlap



### Scheduling as constraint solving problem: Register allocation

- Boolean variables (Register is output of instruction)
   I1.V0, ..., I1.V31 I2.V0, ..., I2.V31
   I3 need to use same output register as I1 (input/output)
- Register allocation constraint Exactly one of I.V0, ..., I.V31 is true
- Register usage interval (conditioned on boolean variable) [I1.pos, I3.pos] [I2.pos, I3.pos]
- · Lifetime constraint

For each register: Active usage intervals cannot overlap



#### Scheduling as constraint solving problem: Latencies



Instruction group	AArch64 instructions	Exec latency	Execution throughput
ASIMD multiply	MUL, SQDMULH, SQRDMULH	4	2*

μarch constraints
 I3.pos > I1.pos + 3
 I3.pos > I2.pos + 3



### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model **multi-issue CPUs** and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- Model execution units and instruction throughput (essential for e.g. Cortex-M55 and Cortex-M85)
- Forwarding paths
- Support dependencies through memory (e.g. stack spills)



### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model **multi-issue CPUs** and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- Model **execution units** and **instruction throughput** (essential for e.g. Cortex-M55 and Cortex-M85)
- Forwarding paths
- Support dependencies through memory (e.g. stack spills)



### Scheduling as constraint solving problem: Other aspects

SLOTHY actually models a lot more details

- Allow for gaps in scheduling to account for presence of stalls
- Model **multi-issue CPUs** and issuing constraints (essential for e.g., dual-issue Cortex-A55)
- Model **execution units** and **instruction throughput** (essential for e.g. Cortex-M55 and Cortex-M85)
- Forwarding paths
- Support dependencies through memory (e.g. stack spills)



### Software Pipelining a.k.a. periodic loop-interleaving



6 September 2024 Abdulrahman, Becker, Kannwischer, Klein



#### Software Pipelining a.k.a. periodic loop-interleaving





#### SLOTHY: Self-check

SLOTHY performs a simple automatic self-check after optimization

- Transform both input and output code into a data-flow graph
- Check that DFGs are isomorphic
- This is easy given the re-ordering permutation

→ This is not formal verification, but it is very useful!



#### SLOTHY: Self-check

SLOTHY performs a simple automatic self-check after optimization

- Transform both input and output code into a data-flow graph
- Check that DFGs are isomorphic
- This is easy given the re-ordering permutation
- $\implies$  This is not formal verification, but it is very useful!



#### Selected results: NTTs on Cortex-M55 and Cortex-M85

			Cortex-M55		Cortex-M85	
		Туре	Cycles	Code size	Cycles	Code size
	[BBMK+21]	Scripted ASM	2017	7.8 KB	1980	7.8 KB
32-bit ML-DSA NTT	Our work	Clean	3602	1.0 KB	3350	1.0 KB
	3+3+2 layers	slothy	2037	1.1 KB	1997	1.1 KB
16-bit ML-KEM NTT	Our work	Clean	1619	0.7 KB	1511	0.7 KB
	2+3+2 layers	slothy	942	1.0 KB	910	1.0 KB

- Comparing to https://eprint.iacr.org/2021/998
- Comparable speed to handwritten MVE assembly (only available for ML-DSA)
- $\cdot$  7× smaller code size due to software pipelining



#### Selected results: NTTs on Cortex-A55 and Cortex-A72

			Cortex-A55		Cortex-A72	
		Туре	Cycles	Code size	Cycles	Code size
	[BHK+21]	Handwritten ASM	2436	2.3 KB	2241	2.3 KB
32-bit ML-DSA NTT	Our work	Clean	3542	1.5 KB	2250	1.1 KB
	3+5 layers	slothy	1728	2.8 KB	1766	2.1 KB
	[BHK+21]	Handwritten ASM	1245	2.7 KB	1200	2.7 KB
16-bit ML-KEM NTT	Our work	Clean	1914	1.0 KB	1307	0.8 KB
	3+5 layers	slothy	891	1.9 KB	932	1.4 KB

- Comparing to https://eprint.iacr.org/2021/986
- · More compact code than state-of-the-art
- Faster code on out-of-order Cortex-A72
- Faster code on in-order Cortex-A55



#### Selected results: X25519

			Corte	ex-A55	Corte	ex-A53
		Туре	Cycles	Code-size	Cycles	Code-Size
19	[Len19]	Handwritten ASM	143 849	5.8 KB	144 168	5.8 KB
X255	Our work	Clean	265 739	5.8 KB	270 186	5.8 KB
		slothy	139 752	5.8 KB	140096	5.8 KB

- Comparing to hybrid scalar/vector implementation from https://github.com/Emill/X25519-AArch64
- Faster on original target platform (Cortex-A53/Raspberry Pi3)
- Faster on Cortex-A55
- $\cdot$  Much cleaner code  $\Longrightarrow$  No manual interleaving of scalar and vector code needed



- SLOTHY can help you to write faster assembly with less work
  - Try it today: https://github.com/slothy-optimizer/slothy
- $\cdot$  We support various  $\mu$ archs already
  - Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
  - Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
  - · ML-KEM + ML-DSA NTTs
  - · Complex FFTs
  - · X25519
- We use SLOTHY for our own projects
  - More crypto coming soon
  - $\cdot$  We will keep adding needed features



- SLOTHY can help you to write faster assembly with less work
  - Try it today: https://github.com/slothy-optimizer/slothy
- $\cdot$  We support various  $\mu$ archs already
  - Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
  - Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
  - · ML-KEM + ML-DSA NTTs
  - · Complex FFTs
  - · X25519
- We use SLOTHY for our own projects
  - More crypto coming soon
  - We will keep adding needed features



- SLOTHY can help you to write faster assembly with less work
  - Try it today: https://github.com/slothy-optimizer/slothy
- $\cdot$  We support various  $\mu$ archs already
  - Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
  - Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
  - ML-KEM + ML-DSA NTTs
  - Complex FFTs
  - X25519
- We use SLOTHY for our own projects
  - More crypto coming soon
  - We will keep adding needed features



- SLOTHY can help you to write faster assembly with less work
  - Try it today: https://github.com/slothy-optimizer/slothy
- $\cdot$  We support various  $\mu$ archs already
  - Arm A-profile: Cortex-A55, Cortex-A72, Neoverse N1, Apple M1
  - Arm M-profile: Cortex-M55, Cortex-M85
- Code studied in this work
  - ML-KEM + ML-DSA NTTs
  - Complex FFTs
  - X25519
- We use SLOTHY for our own projects
  - More crypto coming soon
  - $\cdot$  We will keep adding needed features



- Our X25519 got formally verified (HOL Light)
  - Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication > 3× faster than OpenSSL)
  - Formal verification is made easier by using SLOTHY
    - 1. Prove SLOTHY input correct
    - 2. Prove optimized code is still correct
- More formally-verified ECC

  - · FV in two steps: Prove input correct + automated equivalence check in HOL Light
- RSA
  - Blogpost: Formal verification makes RSA faster and faster to deploy https://www.amazon.science/blog/



- Our X25519 got formally verified (HOL Light)
  - Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication > 3× faster than OpenSSL)
  - Formal verification is made easier by using SLOTHY
    - 1. Prove SLOTHY input correct
    - 2. Prove optimized code is still correct
- More formally-verified ECC
  - $\sim$  P256, P384, P521  $\implies$  Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - · FV in two steps: Prove input correct + automated equivalence check in HOL Light
- RSA
  - Blogpost: Formal verification makes RSA faster and faster to deploy https://www.amazon.science/blog/



- Our X25519 got formally verified (HOL Light)
  - Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication > 3× faster than OpenSSL)
  - Formal verification is made easier by using SLOTHY
    - 1. Prove SLOTHY input correct
    - 2. Prove optimized code is still correct
- More formally-verified ECC
  - · P256, P384, P521  $\implies$  Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - · FV in two steps: Prove input correct + automated equivalence check in HOL Light
- RSA
  - Blogpost: Formal verification makes RSA faster and faster to deploy https://www.amazon.science/blog/



- Our X25519 got formally verified (HOL Light)
  - Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - Graviton 2: Scalar multiplication 74% faster than previous code in AWS-LC (X25519 keygen+scalar multiplication > 3× faster than OpenSSL)
  - Formal verification is made easier by using SLOTHY
    - 1. Prove SLOTHY input correct
    - 2. Prove optimized code is still correct
- More formally-verified ECC
  - · P256, P384, P521  $\implies$  Integrated into s2n-bignum (used by <u>AWS-LC</u>)
  - · FV in two steps: Prove input correct + automated equivalence check in HOL Light
- RSA
  - Blogpost: Formal verification makes RSA faster and faster to deploy https://www.amazon.science/blog/



### Ongoing work

- Keccak for AArch64
  - Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
  - $\cdot\,$  SLOTHY can automate the majority of this work
  - Very useful for FIPS203, FIPS204, and FIPS205, too
- · Arm Cortex-M7
  - Dual-issue CPU implementing Armv7E-M
  - Existing Cortex-M4 code performs very poorly
  - We are looking at Keccak and ML-KEM + ML-DSA NTTs
- Register spilling
  - ightarrow Symbolic registers  $\Longrightarrow$  SLOTHY will find a register allocation
  - $\cdot$  Before: Fixed instruction  $\Longrightarrow$  If there are not enough registers, SLOTHY will fail
  - Recently added support for rudimentary register spilling



### Ongoing work

- Keccak for AArch64
  - Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
  - SLOTHY can automate the majority of this work
  - Very useful for FIPS203, FIPS204, and FIPS205, too
- Arm Cortex-M7
  - Dual-issue CPU implementing Armv7E-M
  - Existing Cortex-M4 code performs very poorly
  - We are looking at Keccak and ML-KEM + ML-DSA NTTs
- Register spilling
  - ightarrow Symbolic registers  $\Longrightarrow$  SLOTHY will find a register allocation
  - $\cdot$  Before: Fixed instruction  $\Longrightarrow$  If there are not enough registers, SLOTHY will fail
  - Recently added support for rudimentary register spilling



### Ongoing work

- Keccak for AArch64
  - Our previous work: Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64, https://eprint.iacr.org/2022/1243
  - SLOTHY can automate the majority of this work
  - Very useful for FIPS203, FIPS204, and FIPS205, too
- Arm Cortex-M7
  - Dual-issue CPU implementing Armv7E-M
  - Existing Cortex-M4 code performs very poorly
  - We are looking at Keccak and ML-KEM + ML-DSA NTTs
- Register spilling
  - $\cdot$  Symbolic registers  $\Longrightarrow$  SLOTHY will find a register allocation
  - $\cdot$  Before: Fixed instruction  $\Longrightarrow$  If there are not enough registers, SLOTHY will fail
  - · Recently added support for rudimentary register spilling



#### Future work

SLOTHY could automate the application of constraints avoiding pipeline leakage.  $\implies$  Promising future direction for research

**Proposition 5** (Leakage-Free Vertical). The live intervals of any two sensitive live mappings must not overlap in order to ensure that only one secret value is in the register file at a time.

(PoMMES: Prevention of Micro-architectural Leakages in Masked Embedded Software – CHES 2024)



## Thank you very much for your attention! matthias@chelpis.com

https://github.com/slothy-optimizer/slothy https://eprint.iacr.org/2022/1303

6 September 2024 Abdulrahman, Becker, <u>Kannwischer</u>, Klein



#### **Results: Complex FFTs**

Туре		Cortex-M55 Cycles Butterfly	Cortex-M85 Cycles Butterfly
	Intrinsics	30 (+16%)	29 (+13%)
CFFT Q.31	Handwritten	28 (+10%)	26 (+3%)
	slothy	25	25
	Intrinsics	33 (+15%)	34 (+20%)
CFFT FP32	Handwritten	29 (+3%)	29 (+6%)
	slothy	28	27

- MVE intrinics and assembly of fixed- and floating-point FFTs from Arm EndpointAI
- $\cdot$  SLOTHY finds stall-free scheduling  $\Longrightarrow$  3 10% fewer cycles
- M55: 7 early instructions; M85: 1 early instruction
- $\cdot\,$  Sent the optimized code to Arm  $\Longrightarrow$  Now merged into EndpointAI

