



# All You Need Is Fault: Zero-Value Attacks on AES and a New $\lambda\text{-}Detection\ M\&M$

Haruka Hirata<sup>1)</sup>, Daiki Miyahara<sup>1)</sup>, Victor Arribas<sup>3,4)</sup>

Yang Li<sup>1)</sup>, Noriyuki Miura<sup>2)</sup>, Svetla Nikova<sup>3)</sup>, Kazuo Sakiyama<sup>1)</sup>

<sup>1)</sup>The University of Electro-Communications, <sup>2)</sup>Osaka University, <sup>3)</sup>KU Leuven, <sup>4)</sup>Rambus Inc.



This work was supported by JSPS KAKENHI (grant numbers JP18H05289, JP20K19798, JP23H03364, and JP23H03393) and by CyberSecurity Research Flanders with reference number VR2019220



✓ Side-channel analysis and fault analysis pose a significant threat against cryptographic hardware

- ✓Countermeasures considering both SCA and FA have been studied e.g., CAPA [RMB+18], Combined Threshold Implementation [FRS+24] and Masks and Macs [MAN+19]
- ✓ Masks and Macs (M&M) was proposed at TCHES 2019 (by KU Leuven)
   ➢ They implemented 2<sup>nd</sup> order security AES with M&M as a case study





✓ We discuss the security of M&M theoretically and experimentally

- 1. KU Leuven proposed M&M AES
- 2. Osaka Univ. developed ASIC evaluation boards
- 3. UEC evaluated M&M AES by experiments

Foundry	TSMC
Technology	CMOS Process
Library	TSMC Standard Cell Library
Design Tool	Synopsys IC Compiler

**Table 1:** Information of ASIC design and fabrication.



Implemented ASIC (28nm CMOS process) board



#### **Evaluation and Attack**

- ✓ Develop ASIC boards and evaluate M&M-AES with different experiments
- ✓ Point out a vulnerability in M&M-AES Sbox that follows Canright's design [Can05]
   ✓ Demonstrate SIFA-2 like attacks, named zero-value attacks

#### Countermeasure

- Propose a new fine-grained and secure fault detection scheme
- ✓ Conduct security evaluation for both fault and side-channel analysis





✓M&M is a combined countermeasure against side-channel (by masking) and fault (by mac tags) analysis

 $\rightarrow$  withstands both SCA and FA

✓ Mac tag  $\tau^x$  is obtained by  $\tau^x = x * \alpha$ , where  $\alpha$  is a tag key





✓AES S-box (SubBytes layer) can be realized

1. Draw a look-up table (often used in software implementation) Sbox = [63 7c 77 .. 54 bb 16];

S\_out = Sbox[00];

2. Compute inversion and affine transformation

$$\begin{split} & \texttt{S\_out} = \psi(x^{-1})B + c, \\ & \psi: GF(2^8) \rightarrow GF(2)^8 \\ & B \in GF(2)^{8 \times 8}, c \in GF(2)^8 \end{split}$$

✓ Option 2 is common in masked AES hardware implementations, but the inversion over  $GF(2^8)$  has a heavy cost to compute..



✓ Inversion costs can be reduced from 8 bit to 2 bit [Can05]

Use an isomorphic mapping  $\phi: GF(2^8) \to GF((2^4)^2)$ , then compute the inversion over  $GF((2^4)^2)$  $\phi(x) = (a, b), (c, d) := (a, b)^{-1}, v$  is a constant value in  $GF(2^4)$  $c = [ab + (a + b)^2 v]^{-1} b$  $d = [ab + (a + b)^2 v]^{-1} a$  $\phi^{-1}((c,d)) = x^{-1} \in GF(2^8)$ ✓ if and only if x = 0, (a, b) =  $\phi(x) = (0, 0)$  and  $x^{-1} = 0$  $\rightarrow$  The computation of  $[ab + (a + b)^2 v]^{-1}$  is ineffective

♀ 「 「 「 「 「 「 小 学 · 宮原 研究室

M&M AES S-box circuit has a pipelined structure with 6 stages [CRB+16]
 Consolidating masking scheme [RBN+15] is used as a Boolean masking
 Side paths (red colored) are the "critical" path against zero-value attacks

#### Faults on Stages 2-4

will be nullified by multiplying zero







#### Our lab's setup

Setup

- We use a clock glitch to introduce faults
   Targeting the last round of AES
   Calculate detection ratio at each stage
   with 30,000 random plaintexts \*10 repetition
- ✓ Detection ratio is defined as *The number of fault occurences The number of operations*



- ✓We focus on the ratios for input values
- ✓The detection ratio of zero is clearly 0% at Stages 2 and 4 as expected
- ✓ This result indicates SIFA2-like attacks are feasible



#### ↔ 時山·李·宮原 研究室

#### Assumption: The attacker knows no error observed when the input of S-box is zero

#### Attack Procedure:

- 1. Collecting fault-free ciphertexts while introducing a fault
  - Plaintexts are randomly generated
  - > The fault is injected into the last round
- 2. Calculate the inverse S-box with candidate key (0, 1, .., 255)
  - $S^{-1}(C_i \oplus K_{cand})$  and make a histogram for the value
- 3. Obtain the correct key where the value of zero is the highest in the histogram



 $\checkmark 500$  operations is enough to obtain the correct key





✓ SIFA attacks are conventionally targeting latter round of AES
 ✓ Our insight is applicable to the 1<sup>st</sup> round

#### Attack Procedure (chosen plaintext attack)

- 1. Choose a plaintext *P* (sweeping from 0 to 255)
- 2. Do encryption and inject a fault into the first round
- 3. Check that the output is correct or faulty

Correct output: the chosen value  $P = Key \rightarrow$  success!!

Faulty output: the chosen value  $P \neq Key \rightarrow go$  to the next value



✓ Fault checks are conducted after encryption

> The fault for zero-value has been already nullified

✓ Encryptions for data and tag are computed in parallel

- > The tag for zero-value is also zero ( $\tau^0 = 0 * \alpha$ , where  $\alpha$  is a tag key)
- Errors on both tag and data path were nullified





✓ Recall the inversion for S-box: the calculation on Stage 2

$$(a,b) \in GF((2^4)^2), \ \lambda((a,b)) := ab + (a+b)^2 \nu$$

 $\checkmark \lambda$  is a homomorphic function (proof is shown in our paper)

$$\therefore \lambda(data) * \lambda(\alpha) = \lambda(tag), tag \coloneqq data * \alpha$$

Homomorphism on Stages 3 and 4 can be similarly proven

✓We can detect faults by just comparing

 $\lambda(data) * \lambda(\alpha) \oplus \lambda(tag) = 0?$ 



When should we refer the output of  $\lambda$ -checks?

✓ What if we stop the encryption when faults detected..

#### → An attacker would know timing of fault occurrence (when) or an exact faulty byte (where)

 $\checkmark$  We accumulate the result of  $\lambda$ -checks and refer them after the encryption finished

✓ Moreover, these values are kept shared form







 ✓ We add detectors on Stages 2-4, where are susceptible to zero-value attacks

#### ✓ Detectors can be placed on all Stage if needed



✓ After the encryption we compute final fault checks, named *match check* 

> Match ckech:  $e_i = (\alpha * c_i) \oplus \tau_i^c$  for each byte (i = 1, 2, ..., 16)

✓ What if an attacker tries a combined attack?

> The attacker injects a fault  $\Delta$  in  $\alpha$  and probing the output of match check *e* 

$$e = (\alpha \bigoplus \Delta) \cdot c \bigoplus \tau^{c}$$
  

$$\Rightarrow e = \Delta c \bigoplus \alpha c \bigoplus \tau^{c}$$
  

$$\Rightarrow e = \Delta c$$

 $\succ$  It leaks the ciphertext *c* 

✓ We overcome this problem by using Kronecker's delta  $\delta(x) = \begin{cases} 1 \text{ if } x = 0, \\ 0 \text{ otherwise} \end{cases}$ 

 $\checkmark$  The advantage of this method is reducing data *e* to a single shared bit



✓ All values are kept shared form until the end of the operation

- ✓ Our countermeasure outputs correct ciphertext or zero while M&M outputs correct or random value
  - We do not need an additional randomness
- The attacker obtains no information about faults





✓ Compare implementation costs: randomness, latency, and circuit area
 ✓ λ-detection M&M requires 5 additional clock cycles to compute
 Overhead: x1.33 area and x1.62 randomness
 ✓ Dealized with reasonable implementation costs

Realized with reasonable implementation costs

	Random bits/cycle	Latency $[\# \text{ cycles}]$	Area [kGE]
S-box	564	6	18.7
Detectors	180	3	4.4
Match check	96	2	3.9
Delta function	63	5	2.3
Total			
$\lambda$ -Detection M&M	564	244	44.0
M&M [MAN+19]	348	239	33.2

## Fault Detection verification for zero-value attacks



✓ Implement  $\lambda$ -detection M&M on SAKURA-G

Evaluate the security for zero-value attacks
 The attack is also feasible on FPGA



 ✓ Our countermeasure removed biases of detection ratio at all stage



﨑山·李·宮原

互

研究





✓ Conduct the 1<sup>st</sup> and 2<sup>nd</sup> –order t-test

✓No leakage detected up to 10 M traces







✓ Developed ASIC evaluation boards

✓ Pointed out the flaw of Canright's AES S-box design

✓ Demonstrate SIFA2-like attacks against M&M AES

> The attack can be applicable to other masked AES implementations

 $\checkmark$  Proposed a fine-grained fault check scheme  $\lambda$ -detection

> Our countermeasure does not give the attacker any information about the fault

✓ Conducted security evaluation

> No leakage found so far for bath FA and SCA



# Any Questions?

### h.haruka@uec.ac.jp

