

**Unified Hardware Architecture
for 128-bit Block Ciphers
AES and Camellia**

**A. Satoh and S. Morioka
Tokyo Research Laboratory
IBM Japan Ltd.**


Contents

- ◆ Unified S-Box
- ◆ Unified Permutation Layer
- ◆ Unified Data Path Architecture
- ◆ ASIC Implementation Results
- ◆ Conclusion


Unified S-Box

AES S-Box

- ◆ Combinations of GF(2⁸) inverter and affine transformations
- ◆ Inverter followed by affine transformation for encryption and inverter follows affine transformation for decryption



$$\begin{pmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \end{pmatrix}$$




$$\begin{pmatrix} 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 \end{pmatrix} \begin{pmatrix} a_0 \oplus 1 \\ a_1 \oplus 1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \oplus 1 \\ a_6 \oplus 1 \\ a_7 \end{pmatrix}$$

Camellia S-Box

- ◆ $GF((2^4)^2)$ inverter is placed between two affine transformations
- ◆ Four S-Boxes S1 ~ S4 (I/O ordering is differed) are used
- ◆ Feistel-type cipher Camellia uses same S-Box in encryption and decryption

s1



Affine Transformation *F*

Affine Transformation *H*

$$\begin{pmatrix} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \end{pmatrix} \begin{pmatrix} a_0 \oplus 1 \\ a_1 \oplus 1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \oplus 1 \\ a_6 \\ a_7 \oplus 1 \end{pmatrix}$$

$$\begin{pmatrix} 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \end{pmatrix}$$

s2



s3




s4



Unified S-Box

(1) AES S-Boxes



(2) Share GF(2⁸) inverter



(3) Use GF((2⁴)²) inverter



(4) Combine affine and isomorphism



(5) Share common terms



(6) Merge Camellia S-Box



Modifying affine transformations

- In order to share common terms, bit inverse operations on input are converted to the operations on output



$A^{-1} \times \delta$

1	1	0	0	0	1	1	0	a_0
0	1	1	1	0	0	0	1	$a_1 \oplus 1$
0	1	1	1	1	0	0	0	$a_2 \oplus 1$
1	1	1	1	0	1	1	1	a_3
1	0	1	0	0	0	0	0	a_4
0	0	1	0	1	0	1	0	a_5
0	1	1	0	1	1	0	0	$a_6 \oplus 1$
0	0	1	0	0	0	1	0	$a_7 \oplus 1$

F

0	1	0	0	0	1	0	0	$a_0 \oplus 1$
1	0	0	0	0	0	1	0	$a_1 \oplus 1$
0	0	1	0	1	0	0	1	a_2
0	0	1	0	0	0	0	1	a_3
0	0	0	1	0	0	1	0	a_4
0	1	0	0	1	0	0	0	$a_5 \oplus 1$
1	0	0	0	0	0	0	1	a_6
0	0	0	1	0	1	0	0	$a_7 \oplus 1$



1	1	0	0	0	1	1	0	a_0	0
0	1	1	1	0	0	0	1	a_1	1
0	1	1	1	1	0	0	0	a_2	0
1	1	1	1	0	1	1	1	a_3	0
1	0	1	0	0	0	0	0	a_4	1
0	0	1	0	1	0	1	0	a_5	0
0	1	1	0	1	1	0	0	a_6	0
0	0	1	0	0	0	1	0	a_7	0




0	1	0	0	0	1	0	0	a_0	0
1	0	0	0	0	0	1	0	a_1	1
0	0	1	0	1	0	0	1	a_2	1
0	0	1	0	0	0	0	1	a_3	1
0	0	0	1	0	0	1	0	a_4	0
0	1	0	0	1	0	0	0	a_5	1
1	0	0	0	0	0	0	1	a_6	0
0	0	0	1	0	1	0	0	a_7	1



Common term sharing

- ◆ Merging 6 matrices into 2 matrices
- ◆ XORs are reduced by 40%



$$\begin{pmatrix} 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & \delta & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & \delta & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix}$$

$$\begin{pmatrix} 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & \delta^{-1} \times A & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & \delta^{-1} \times A & 0 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \end{pmatrix}$$

$$\begin{pmatrix} 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 1 & A^{-1} \times \delta & 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & A^{-1} \times \delta & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \end{pmatrix}$$

$$\begin{pmatrix} 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & \delta^{-1} & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & \delta^{-1} & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix}$$

$$\begin{pmatrix} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & F & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & F & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \end{pmatrix}$$

$$\begin{pmatrix} 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & H & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & H & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \\ a_4 \\ a_5 \\ a_6 \\ a_7 \end{pmatrix} \oplus \begin{pmatrix} 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \end{pmatrix}$$

Original	δ	20 XORs
	δ^{-1}	21 XORs
	$A^{-1} \times \delta$	22 XORs
	$\delta^{-1} \times A$	21 XORs
	F	9 XORs
	H	9 XORs
	Total	102 XORs
Merged	AES+ S1~S4	56~60 XORs



Performance of unified S-Box

- ◆ **1/2** size in comparison with discretely implemented S-Boxes
- ◆ Speed degraded by 20% due to selectors for component sharing

InvSubBytes
(AES)



280 gates
3.65 ns

SubBytes
(AES)



280 gates
3.56 ns

Total
816 gates


S1~S4
(Camellia)



256 gates
3.45 ns



SubBytes+
InvSubBytes+
S1~S4
(AES+Camellia)



411~414 gates
4.29~4.65 ns

Unified Permutation Layer

Merging MixColumns and InvMixColumns

- ◆ Break permutation layers of AES (MixColumns and InvMixColumns) into {01, 02, 04, 08} elements
- ◆ All elements of MixColumns are included in InvMixColumns

MixColumns

$$\begin{pmatrix} z_0 \\ z_1 \\ z_2 \\ z_3 \end{pmatrix} = \begin{pmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

Same
Matrices

$$= \begin{pmatrix} 00 & 01 & 01 & 01 \\ 01 & 00 & 01 & 01 \\ 01 & 01 & 00 & 01 \\ 01 & 01 & 01 & 00 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} 02 & 02 & 00 & 00 \\ 00 & 02 & 02 & 00 \\ 00 & 00 & 02 & 02 \\ 02 & 00 & 00 & 02 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

InvMixColumns


$$\begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix} = \begin{pmatrix} 0E & 0B & 0D & 09 \\ 09 & 0E & 0B & 0D \\ 0D & 09 & 0E & 0B \\ 0B & 0D & 09 & 0E \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

$$= \begin{pmatrix} 00 & 01 & 01 & 01 \\ 01 & 00 & 01 & 01 \\ 01 & 01 & 00 & 01 \\ 01 & 01 & 01 & 00 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} 02 & 02 & 00 & 00 \\ 00 & 02 & 02 & 00 \\ 00 & 00 & 02 & 02 \\ 02 & 00 & 00 & 02 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

$$+ \begin{pmatrix} 04 & 00 & 04 & 00 \\ 00 & 04 & 00 & 04 \\ 04 & 00 & 04 & 00 \\ 00 & 04 & 00 & 04 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} 08 & 08 & 08 & 08 \\ 08 & 08 & 08 & 08 \\ 08 & 08 & 08 & 08 \\ 08 & 08 & 08 & 08 \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

Performance of unified permutation layer

- Number of XOR terms is reduced to **1/3** of the original matrices with two additional XOR-gates of delay




	Original Matrices			Total	Shared Matrix
	MixCol	InvMixCol	P-funk		
XORs	304	880	288	1,482	476
Delay (gates)	3	5	3	5	7

Unified Data Path Architecture


AES Algorithm

- SPN structure using 4 primitive functions takes 11 rounds






Camellia Algorithm

- ◆ 2 FL/FL⁻¹ functions are inserted between 3 Feistel network blocks
- ◆ It takes 22 rounds by processing 64 bits in each round



Ciphering block

- ◆ 8 (64-bit) S-Boxes and a 64-bit permutation layer in data path
- ◆ FL/FL⁻¹ functions and key whitening are also merged for Camellia
- ◆ AES reuses S-Box for key scheduling block
- ◆ AES takes 31 clocks
- ◆ Camellia takes 22 clocks



Key Whitening

ASIC Implementation Results

ASIC Implementation Results

- ◆ Two circuits (area optimized and speed optimized) were synthesized by using 0.13um CMOS ASIC library
- ◆ 15~25 Kgates of unified hardware are **smaller by 30%** compared with 22~35 Kgates of discrete designs
- ◆ Throughputs are lower by 9~14% for AES , and by 31~40% for Camellia

	Algorithm	Cycle	Gate Counts	Max. Freq. (MHz)	Throughput (Mbps)	Synthesis Optimization
This Work	AES	31	14,918	113.64	469.22	Area
	Camellia	22			661.18	
	AES	31	24,730	192.31	794.05	Speed
	Camellia	22			1,118.89	
ASIACRYPT 2001	AES	32	7,998	153.85	548.68	Area
			14,777	218.82	875.28	Speed
3 rd NESSIE	Camellia	18	13,557	153.85	1,094.04	Area
			19,783	227.27	1,616.14	Speed



Conclusions

Conclusions

- ◆ Unified hardware architecture for AES and Camellia
 - ◆ Share $GF((2^4)^2)$ inverters in all S-Boxes
 - ◆ Merge affine transformations and isomorphism functions
 - ◆ Factorize common terms in permutation layers
 - ◆ Combine FL/FL⁻¹ functions and key whitening
 - ◆ Reuse S-Boxes in ciphering block for key scheduler
 - ◆ Share key registers
- ◆ Implemented by using 0.13-um CMOS ASIC library
 - ◆ 15 Kgates with 459 Mbps (AES) and 647 Mbps (Camellia)
 - ◆ Smaller than discrete implementations by 30%