

The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes

Daisuke Suzuki^{1,2} and Koichi Shimizu¹

1. Mitsubishi Electric Corporation

2. Yokohama National University



Outline

- **1. Introduction**
- 2. Simulating Behavior of Delay-PUFs
- 3. Glitch PUF
- 4. Experimental Results
- 5. Conclusions



Background

 Security chips and modules need to provide not only cryptographic functions but also tampering countermeasures.

Physical Unclonable Function (PUF) is a technique to counter tampering.

 PUFs return responses to given challenges according to innate physical characteristics of artificial objects.













PUFs known well

- SRAM-PUF exploits start-up values of SRAM cells.
- The values are a 'physical fingerprint' of a chip.
- Delay-PUF (e.g. Arbiter-PUF, Ring-oscillator PUF) exploits random variation in delays of wires and gates.
- Response data are produced by racing of gate delays.







Motivation

- (M1) Need to evaluate information entropy and error rate of PUFs at design stage.
 - It is usually difficult to obtain the physical characteristic of SRAM cells.
- (M2) Need to generate unpredictable response data.
 - Challenge-response pairs can be predicted in some delay-PUFs by machine learning attack after a decent number of pairs are collected.



Our contributions

- (C1) We present a simple scheme to evaluate the characteristics of Delay-PUF with simulation at the design stage.
- (C2) We propose a new Delay-PUF architecture: Glitch PUF
 - The proposed architecture exploits glitch waveforms that behave non-linearly from delay variation between gates.
 - We also present the results of the evaluation on randomness and statistical properties of Glitch PUF performed on FPGA and simulation



Outline

- **1. Introduction**
- 2. Simulating Behavior of Delay-PUFs
- 3. Glitch PUF
- 4. Experimental Results
- 5. Conclusions



Delay variation in CMOS process

- The timing analysis with delay variation, Statistical Static Timing Analysis (SSTA), has become popular over the past few years because random variation has increased with miniaturization in CMOS process.
- It is anticipated from these facts that logic circuit designers will be able to access information about delay variation in a near future.
- Delay-PUF is advantageous in that delay information utilized by it has affinity with logic simulation, which is performed at the design stage.

Delay-PUF simulation with variation

- · Systematic delay variation between chips: $\sigma_{\rm sys}^2$
- · Random delay variation within chips: $\sigma_{\rm rand}^2$
- · Environmental random delay variation such as from dynamic IR-drop: σ_{noise}^2
- · Average fraction of designed delays under 0 °C: τ_0
- · Delay temperature coefficient: μ_T





Outline

- **1. Introduction**
- 2. Simulating Behavior of Delay-PUFs
- **3. Glitch PUF**
- 4. Experimental Results
- **5.** Conclusions



Glitch PUF: basic idea



Depending greatly on temperature and voltage



The relation between CRPs and path delays is almost linear.



The relation between glitch waveforms and path delays is non-linear.

Can we use this phenomenon for PUF?



Glitch PUF: overall sequence

STEP 1: Data input to a random logic

STEP 2: Acquisition of glitch waveforms at the output

STEP 3: Conversion of the waveforms into response bits





Glitch PUF: overall sequence

STEP 1: Data input to a random logic

STEP 2: Acquisition of glitch waveforms at the output

STEP 3: Conversion of the waveforms into response bits





Glitch PUF: overall sequence

STEP 1: Data input to a random logic

STEP 2: Acquisition of glitch waveforms at the output Pattern 1 r = 1Pattern 2 r = 0Pattern 3 r = 1Ignore glitch pulse below the threshold *w*.

STEP 3: Conversion of the waveforms into response bits *r* = (*count*(*posedge*)) *mod* 2



- How to acquire glitch waveforms correctly
 - 1. Re-order the results of the sampling FFs based on trial sampling of a "ping" signal





How to acquire glitch waveforms correctly

Before re-order





How to acquire glitch waveforms correctly

After re-order





- ✓How to acquire glitch waveforms correctly
 - 1. Re-order the results of the sampling FFs based on the trial sampling of a "ping" signal
 - 2. Eliminate transitions with very small pulse width



✓How to acquire glitch waveforms correctly

- 1. Re-order the results of the sampling FFs based on the trial sampling of a "ping" signal
- 2. Eliminate transitions with very small pulse width
- 3. Repeat acquisition for the same input and revoke unstable CRPs (masking) in enrollment phase.



Outline

- **1. Introduction**
- 2. Simulating Behavior of Delay-PUFs
- 3. Glitch PUF
- **4. Experimental Results**
- **5.** Conclusions



Experimental environment

✓ We evaluate delay characteristics, H_∞ and P_e using 16 FPGA boards





Process for extracting delay parameters

- Delay variation is measured by using 1000 layouts for each FPGA.
- Simulation parameters are calculated as fractions of corresponding worst-case delays defined in SDF generated by the EDA tool after the layout.





Buffer chain

Systematic delay variation $\sigma_{\rm sys}^2(\%^2)$	2.5037
Random delay variation $\sigma_{\rm rand}^2(\%^2)$	5.3091
Environmental random delay variation $\sigma_{\text{noise}}^2(\%^2)$	0.0310
Average fraction of designed delays τ_0 (%)	56.9727
Delay temperature coefficient $\mu_T (\%/^{\circ}C)$	0.1401







Change of error rate with change of temperature





Change of information amount against change of variations

✓ Fixed random delay variation within chips: σ^2_{rand} $(\frac{1}{2}\sigma_{sys})^2 \longrightarrow H_{\infty}(R/Mask) \Rightarrow 34\%$ $\sigma^2_{sys} \longrightarrow H_{\infty}(R/Mask) \Rightarrow 34\%$ $(2 \cdot \sigma_{sys})^2 \longrightarrow H_{\infty}(R/Mask) \Rightarrow 35\%$

Minor influence by Systematic variation between chips



Change of information amount against change of variations



Major influence by Random variation within a chip



Outline

- **1. Introduction**
- 2. Simulating Behavior of Delay-PUFs
- 3. Glitch PUF
- 4. Experimental Results
- **5. Conclusions**



Conclusions

We proposed a concrete structure of Delay-PUF exploiting glitch waveforms.

Secrecy rate *I* (*R*,*R*'): 26% (SRAM-PUF 76% [снез2007])

⇒ This is about 1/3 that of SRAM-PUF.

☺ We can evaluate the secrecy rate by logic simulation.

In the future (many problems remain...)

- Construct a glitch generator that brings high amount of information and low error rate.
- Model machine learning attacks to Glitch PUF.
- Model logic simulation for voltage change and aging degradation through acceleration test, and evaluate them on real chips



Thanks for listening