CryptoDB
Covert Gates: Protecting Integrated Circuits with Undetectable Camouflaging
| Authors: |
|
|---|---|
| Download: | |
| Presentation: | Slides |
| Abstract: | Integrated circuit (IC) camouflaging has emerged as a promising solution for protecting semiconductor intellectual property (IP) against reverse engineering. Existing methods of camouflaging are based on standard cells that can assume one of many Boolean functions, either through variation of transistor threshold voltage or contact configurations. Unfortunately, such methods lead to high area, delay and power overheads, and are vulnerable to invasive as well as non-invasive attacks based on Boolean satisfiability/VLSI testing. In this paper, we propose, fabricate, and demonstrate a new cell camouflaging strategy, termed as ‘covert gate’ that leverages doping and dummy contacts to create camouflaged cells that are indistinguishable from regular standard cells under modern imaging techniques. We perform a comprehensive security analysis of covert gate, and show that it achieves high resiliency against SAT and test-based attacks at very low overheads. We also derive models to characterize the covert cells, and develop measures to incorporate them into a gate-level design. Simulation results of overheads and attacks are presented on benchmark circuits. |
Video from TCHES 2019
BibTeX
@article{tches-2019-29320,
title={Covert Gates: Protecting Integrated Circuits with Undetectable Camouflaging},
journal={IACR Transactions on Cryptographic Hardware and Embedded Systems},
publisher={Ruhr-Universität Bochum},
volume={2019, Issue 3},
pages={86-118},
url={https://tches.iacr.org/index.php/TCHES/article/view/8290},
doi={10.13154/tches.v2019.i3.86-118},
author={Bicky Shakya and Haoting Shen and Mark Tehranipoor and Domenic Forte},
year=2019
}